SVM Micro Systems

Verilog HDL

At SVM Micro Systems, This Saturday(16/5/15) there is a new Batch starting for VERILOG HDL.

About this Verilog HDL Course :
-- Classes will be delivered by Working professionals from an MNC in hyd, having 3+ years of experience in VLSI DESIGN & VERIFICATION.
-- Duration : 25 - 30 days;
-- WEEKDAY BATCHES - (5 days a week),
-- WEEKEND BATCHES.
-- Interview faq discussions
-- Practice assignments/projects
-- FEE : 4000 rs (only for verilog hdl)

if some one is interested , You may come to us for a demo class .

please get back to us for any queries/other module's / or demo class timings.

--
SVM MICRO SYSTEMS

Demo class on "UVM"